• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. adding routing constraints in OA

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 143
  • Views 12672
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

adding routing constraints in OA

mims
mims over 16 years ago

Hi,

I want to use Virtuoso Custom Router or Virtuoso Chip Assembly Router to route automatically parts of layout design. I see differences in defining routing constraints in CDBA and OA. In CDBA lpps can be specified as keepouts for other lpp-s in the iccKeepouts section of the VCR file:

 list( "=>" list( '("keepout_layer" "keepout_purpose ) '("routing_layer" "routing_purpose")  "routing" t )

 

In OA the syntax is different and I am not able to find how to specify lpps instead of just layers...

 keepouts =
    keepout_layer => routing_layer

 

Can someone please point me to some documentation that I am missing.

Thanks!

 

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information