Stats

  • Locked Locked
  • Replies 9
  • Subscribers 145
  • Views 17469
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Help with Virtuoso XL Probe...

RoiZanoNew

Hi .

First i want to thank Quek about the great answer !!!

Second I'm having a problem that i want to discover.

I want to know how Probe option work and could i take information from the probe about a net .

I need the paths and vias(db) (and put inside a list) that being highlight doring the probe option.

Roi.

Parents
  • Andrew Beckett

    The forum guidelines specifically say not to do this... (append to an old thread, especially when your request is only very loosely related to the original).

    The probing can only be done if you are using layout XL and have managed to extract it and bind the instances across to the source schematic (assuming you have one). This is better in IC61X than IC5141 (you didn't say which version you're using - also requested in the guidelines), but even so you probably would need to define the mapping of devices from your source PDK in Configure Physical Hierarchy.

    There is further work we are doing right now to get layouts from stream files to become XL compliant, but that's planned for an upcoming release. 

    You may be better off using Mark Net.

    I'm having to guess a bit here because you didn't give much information... (particularly versions, whether you have a schematic, and so on).

    Regards,

    Andrew.

     

Reply
  • Andrew Beckett

    The forum guidelines specifically say not to do this... (append to an old thread, especially when your request is only very loosely related to the original).

    The probing can only be done if you are using layout XL and have managed to extract it and bind the instances across to the source schematic (assuming you have one). This is better in IC61X than IC5141 (you didn't say which version you're using - also requested in the guidelines), but even so you probably would need to define the mapping of devices from your source PDK in Configure Physical Hierarchy.

    There is further work we are doing right now to get layouts from stream files to become XL compliant, but that's planned for an upcoming release. 

    You may be better off using Mark Net.

    I'm having to guess a bit here because you didn't give much information... (particularly versions, whether you have a schematic, and so on).

    Regards,

    Andrew.

     

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.