• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. ESD protection verification/simulation with virtuoso spectre...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 143
  • Views 1738
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ESD protection verification/simulation with virtuoso spectre ?

isazulkc
isazulkc over 14 years ago

Hi,

I would like to verify the efficiency of my ESD protection circuit. Is it impossible to do that with usual virtuoso spectre simulation (ADE), as with ESD event the bulk-drain junction current can exceeds "imax", the bulk-drain junction current can exceeds "imelt" and voltage can be over breakdown voltage, causing the simulator to give incorrect results ?

 If yes, what is the best way to verify ESD protection blocks?

Thanks !!

KC

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information