Stats

  • Locked Locked
  • Replies 11
  • Subscribers 145
  • Views 35715
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

creating a schematic file from a netlist file

SrinivasaL

Hi,

I am looking to create a skill program which could generate a schematic file from a given netlist file(present in text format).

netlist will be more of digital gate instances connected together.

Does anyone have idea or process how it can be done? A sample code would be great help.

 

Thanks,

Srinivasa

Parents

  • Hello Andrew,  hello Srinivasa,

    I had asked myselft one day if I should develop a netlist parser, without knowing it allready exist un Cadence. However, I dit not succeed in importing a simple spectre netlist with the spice In Import (IC6).

     I tried to import :  /soft/cadence/IC610/tools/dfII/samples/artist/OCEAN/opamp741Char/design/netlist

     But it fails, spiceIn.log issuing :        

     Master Cell: 'capacitor'.
            Master cell CDF data not found for 'sample.capacitor'
            Did not find 'basic.capacitor:symbol'.
            Did not find 'analogLib.capacitor:symbol'.
            Did not find ANALOG_TUT.capacitor:schematic.
    ERROR (SPICEIN-24): Spice In did not find the symbol view of the master cell 'capacitor' of the instance
    'c5' in the subcircuit 'opamp_g1'. Specify the reference library that has the symbol
    view of the master cell, or use device-mapping to map 'capacitor' to a different
    cell.

     Is there a tutorial that explainshow to use it? It seem simple, but for me it simply failled...


     

     

Reply

  • Hello Andrew,  hello Srinivasa,

    I had asked myselft one day if I should develop a netlist parser, without knowing it allready exist un Cadence. However, I dit not succeed in importing a simple spectre netlist with the spice In Import (IC6).

     I tried to import :  /soft/cadence/IC610/tools/dfII/samples/artist/OCEAN/opamp741Char/design/netlist

     But it fails, spiceIn.log issuing :        

     Master Cell: 'capacitor'.
            Master cell CDF data not found for 'sample.capacitor'
            Did not find 'basic.capacitor:symbol'.
            Did not find 'analogLib.capacitor:symbol'.
            Did not find ANALOG_TUT.capacitor:schematic.
    ERROR (SPICEIN-24): Spice In did not find the symbol view of the master cell 'capacitor' of the instance
    'c5' in the subcircuit 'opamp_g1'. Specify the reference library that has the symbol
    view of the master cell, or use device-mapping to map 'capacitor' to a different
    cell.

     Is there a tutorial that explainshow to use it? It seem simple, but for me it simply failled...


     

     

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.