• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. Schematic net/inst name mapping: case-insensitive to case...

Stats

  • Locked Locked
  • Replies 9
  • Subscribers 144
  • Views 6688
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Schematic net/inst name mapping: case-insensitive to case-sensitive

tweeks
tweeks over 13 years ago
Here's a fun SKILL problem to chew on:

I have a tool that reads SPF (Standard Parasitic Format) files and spits out case-INsensitive hierarchical net and instance names. I want to probe them in Virtuoso Schematic Editor (latest version) using geAddNetProbe().

Problem: how to map the case-insensitive names from the SPF tool like this

"/rtop/r<0>/rdb<0>/decovst/nd_share"

to names that will be recognized by geAddNetProbe() like this:

"/rtop/r<0>/rdb<0>/DECOVST/nd_share"

(in this case, "DECOVST" is in upper-case in the Virtuoso schematic.)

You can assume there will never be a schematic with two instance or net names differentiated only by case.

I'd like to avoid traversing the entire hierarchy to build a mapping table of every instance and net name, but as I comb the SKILL docs, it's starting to look like there is no other way....

   --tweeks
  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    How else would you imagine it being done?  Unless you know what's in each schematic, you won't know what to map to - and you'll need to traverse the hierarchy to collect that information. Of course, you can optimize it by only storing the mapping per cellView rather than per hierarchical path, but I can't see how you would know what to map to unless you know what's there.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    How else would you imagine it being done?  Unless you know what's in each schematic, you won't know what to map to - and you'll need to traverse the hierarchy to collect that information. Of course, you can optimize it by only storing the mapping per cellView rather than per hierarchical path, but I can't see how you would know what to map to unless you know what's there.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information