• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. help on Generation of Schematic from Netlist.

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 143
  • Views 14648
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

help on Generation of Schematic from Netlist.

Sarvani
Sarvani over 13 years ago

Hi all,

         I have netlists for running LVS. How can I convert it into Schematics? My version is IC.6145. I have got following error in log file when I run Import~>Verilog... 

 ncvlog: *W,DLNOHV: Unable to find an 'hdl.var' file to load in.
TOOL:   ncvlog  09.20-s026: Started on Jun 26, 2011 at 14:57:33 IST
ncvlog
    -use5x
    -work __nclib
    -view module
    -logfile ncvlog.log
    -cdslib /tmp/ihdl_cdsliba2845_2845
    -messages
    -nostdout
    -nocopyright
    -ESCAPEDNAME
    bandgap.gds

file: bandgap.gds
.subckt bandgap AVSS AVDD OUT
|
ncvlog: *E,EXPMPA (bandgap.gds,1|0): expecting the keyword 'module', 'macromodule' or 'primitive'[A.1].
        Total errors/warnings found outside modules and primitives:
                errors: 1, warnings: 1
TOOL:   ncvlog  09.20-s026: Exiting on Jun 26, 2011 at 14:57:33 IST  (total: 00:00:00)

 And MY netlist format is following type:

.subckt bandgap AVSS AVDD OUT

M0 AVDD net13 net14 AVDD pmos w=600n l=130n

M1 AVSS net13 net14 AVSS nmos w=600n l=130n 

.ends bandgap

 

 Thankyou,

savrani

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    Savrani,

    Why are you trying to use Import->Verilog when you have a SPICE netlist not a Verilog netlist? Surely Import->SPICE would have been a more sensible choice.

    It's also rather confusing using the suffix ".gds" for a netlist - usually people would use that for a stream file (also known as GDSII format) file which is a binary file containing the layut. That's not your problem here, since the SPICE netlist language is rather different from the Verilog language, but thought I'd point it out nevertheless.

    Kind Regards,

    Andrew.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Sarvani
    Sarvani over 13 years ago

    You are right Andrew. I have followed what you suggested in last post. Now it works. Thank you very much Andrew.

    Thank you,

    sarvani

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information