• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. How to trigger VerilogA syntax checker and parser using...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 143
  • Views 14706
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to trigger VerilogA syntax checker and parser using SKILL?

Zhimiao Chen
Zhimiao Chen over 13 years ago

 Hi, all,

 I am now wring a tool to generate VerilogA model, but failed to integrate it into the cadence environment with meaningful cell view. (that means: dbOpenCellViewByType(libName cellName "veriloga") == nil).The possible reason is that the generated veriloga code is not checked and parsed. Can cadence skill trigger a syntax checker and parser?

 

Thanks!

  • Cancel
Parents
  • skillUser
    skillUser over 13 years ago

    Hi,

    I think that you want to run the schInstallHDL() command on the Verilog syntax file to "install" it as a verilog view of a cell in a library.  Nothe that this is not the same as running Verilog In - the latter approach can be used to build schematics of the hierarchy described in the Verilog file, but the schInstallHDL method (I think) just does one level of hierarchy in the Verilog file.

    Hope this helps.

    Lawrence.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • skillUser
    skillUser over 13 years ago

    Hi,

    I think that you want to run the schInstallHDL() command on the Verilog syntax file to "install" it as a verilog view of a cell in a library.  Nothe that this is not the same as running Verilog In - the latter approach can be used to build schematics of the hierarchy described in the Verilog file, but the schInstallHDL method (I think) just does one level of hierarchy in the Verilog file.

    Hope this helps.

    Lawrence.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information