• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. DC Sweep of a DFF

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 144
  • Views 13642
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DC Sweep of a DFF

canbaltaci
canbaltaci over 13 years ago

I am making a DC sweep for the CLK input of a DFF. However, I am not able to see the desired clk-to-output (Q) characteristics since I do not know how to set the output value to "1" or "0" at the first sweep value (i.e. the output value of the sim is not a stable operating point at initially).

How can I see the transfer characteristics in such a simulation? Is there a way to set the initial values for DC sweep?

 

Best regards,

Can

  • Cancel
Parents
  • Eshar
    Eshar over 13 years ago

    You can set the initial condition for a node in the circuit. Search for initial conditions in the spectre manual or whatever simulator you are using.

    However, it doesn't make sense to do it for a DC sweep since DC doesn't simulate the dynamic characteristics of a circuit. I am guessing you are looking for which clock voltage will cause the output to change. You could set the output initial voltage and run a transient simulation with the clock input being supplied with a slow ("nearly DC") voltage ramp. It just needs to be much slower than the clk-to-q time.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Eshar
    Eshar over 13 years ago

    You can set the initial condition for a node in the circuit. Search for initial conditions in the spectre manual or whatever simulator you are using.

    However, it doesn't make sense to do it for a DC sweep since DC doesn't simulate the dynamic characteristics of a circuit. I am guessing you are looking for which clock voltage will cause the output to change. You could set the output initial voltage and run a transient simulation with the clock input being supplied with a slow ("nearly DC") voltage ramp. It just needs to be much slower than the clk-to-q time.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information