Stats

  • Locked Locked
  • Replies 1
  • Subscribers 143
  • Views 13332
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem with auto via

2221

Hi Everyone,

            I usually insert vias using  "create via " with "auto vias" enabled, on M2 and M1 overlap it will insert "M2_M1" via.  But, I want "M2_M1c" via.  Can anyone tell me how to do it . I mean the tool has to insert "M2_M1c" automatically instead of "M2_M1" via.

Thanks,

Srinivas.

  • Srinivas,

    Assuming you're using IC61X, I'd suggest that you create a constraint group with a validVias constraint which only contains the vias you wish to use. This can be done either by writing one in your technology database (from an ASCII tech file) - it could be added into an incremental technology database or even your design library if you "reference" rather than "attach" the technology lib. Or you could use the Process Rule Editor in the Constraint Manager (VLS XL or GXL) to add the new constraint group to the library or design, and define the validVias constraint within that group through the Process Rule Editor.

    Having done this, you can use Options->Editor to pick the constraint group you want to use for Vias (you can always switch it back if you want other vias used for other things).

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.