• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. symbols of my pcell nmos/pmos transistors

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 143
  • Views 2604
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

symbols of my pcell nmos/pmos transistors

fuelectronics
fuelectronics over 12 years ago

Dear all, 

I created my required pcell layouts of the pmos/nmos transistors, but i also need to produce the symbols for them.

So i easily copy the standard symbols from "analogLib" library to my own library.

When I try to simulate my schematic using these two symbols, the spectre simulator complains :

Error found by spectre during hierarchy flattening.
    ERROR (CMI-2116): M0: Too few terminals given (0 < 4).

I CHECK the schmatic netlist and found there are NO terminals for my transistors.

Do you have any good idea to solve this error ? 

Thanks

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    Did you also copy the cell property bag (data.dm in IC61, prop.xx in IC51)? This contains the CDF for the cell. Also, did you copy the spectre (stopping view) for the transistors too?

    Having fixed this, you may need to do a netlist->recreate.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • fuelectronics
    fuelectronics over 12 years ago

     Yes, i copy all of them and recreate the netlist, but the transistors do not have their terminals (s,d and g) in the netlist. 

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    Can you tar up your example and attach it (using the Options tab when replying) so that I can take a look?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • fuelectronics
    fuelectronics over 12 years ago

     Thanks, the problem is solved by defining the simulator (in CDF form) for the transistors.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information