• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. looking for a way to make a cut in the middle of a wire

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 143
  • Views 16475
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

looking for a way to make a cut in the middle of a wire

MOSFET
MOSFET over 12 years ago

 Is there a way to make a cut in the middle of an existing wire?  For example, suppose I have the following wire:

 

[=>__________NET1______________<=]

 

NET1 is a label on the wire

[=> is an output pin

<=] is an input pin

 

I would like to make a "snip" in the middle of the wire that preserves the existing net name, like so:

[=>_____NET1___        __________<=]

 

The new net on the right would be assigned some random name such as net0123, just as all nets in Virtuoso are when they are first created without a label.

Is this already a feature in Virtuoso?  I could have sworn I have seen it before.  Maybe it was in a different schematic editor.  In any case, I think it would be a very useful editing feature.

 

 

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    The simplest solution is to call schCheck() afterwards - this avoids you having to do any net creation at all - and will assign nets to the two segments, and ensure that the instTerms are connected etc.

    It means you only then have to worry about creating the physical wire, and not any of the logical connectivity.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    The simplest solution is to call schCheck() afterwards - this avoids you having to do any net creation at all - and will assign nets to the two segments, and ensure that the instTerms are connected etc.

    It means you only then have to worry about creating the physical wire, and not any of the logical connectivity.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information