Stats

  • Locked Locked
  • Replies 2
  • Subscribers 143
  • Views 13421
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

IC6 Add Connectivity to Manually Routed Nets

menime54

Hi guys,

I am using IC6.1.5.  We are editing the layout with the Layout Suite XL.  Many of the nets in the layout were manually routed and do not have connectivity.  How can I add connectivity to these nets?  Is there a tool that does this or perhaps a SKILL script?  Our connectivity problems are mostly on internal, unpinned nets.

In a specific layout, we are using Join Named Nets to get LVS clean.  This means that there is an open net (vgnd) in the layout and each segment has a pin placed on it to join the nets of this node to get LVS clean.  There are flashing markers in the layout that say "Warning: Illegal weak-connect connection on net vgnd"  How do we get rid of these markers?  If we add connectivity to the vgnd net, will the marker warning be removed?  Does IC6 understand the Join Named Nets concept?  

Thank you,

 Stephanie

Parents
  • Andrew Beckett

    Hi Stephanie,

    It's a bit hard to answer all this without seeing your layout and the state that it is in. You can run the extract command in VLS XL (Connectivity->Update->Extract) but I wonder whether the issue is that there aren't pins on the instances, or whether something else is the matter.

    As for the illegal weak connect - it suggests that you have some pins set up as weak connects (as you often have between the ends of the gates of a MOS transistor, to avoid you using the gate as a through connection). Without seeing it it's hard though.

    I'd suggest contacting customer support - maybe we could do a web screen-sharing session with you to take a look.

    Regards,

    Andrew.

Reply
  • Andrew Beckett

    Hi Stephanie,

    It's a bit hard to answer all this without seeing your layout and the state that it is in. You can run the extract command in VLS XL (Connectivity->Update->Extract) but I wonder whether the issue is that there aren't pins on the instances, or whether something else is the matter.

    As for the illegal weak connect - it suggests that you have some pins set up as weak connects (as you often have between the ends of the gates of a MOS transistor, to avoid you using the gate as a through connection). Without seeing it it's hard though.

    I'd suggest contacting customer support - maybe we could do a web screen-sharing session with you to take a look.

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.