• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. Misalignment of schematic while porting

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 144
  • Views 14550
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Misalignment of schematic while porting

garry01
garry01 over 11 years ago

When I am porting schematic library from x foundry to y foundry (for now assume all other instance properties like width length etc are same), there is misalignment so net connectivity is lost.

 For example if i have nmos in x foundry on converting to Y foundry it is getting shifted and rotated. So what is the best possible solution?

I was thinking about shifting and rotating the instances (mos,resistors etc) so that it comes to same position on porting  and then connecting the floating terminals to nearest wire if there is still any offset. Hopefully it should work. If yes then please let me know how to go about it . (i am pretty new to skill). 

  • Cancel
Parents
  • garry01
    garry01 over 11 years ago

    Suppose we have a nmos from x foundry library and we want to port it to y foundry, the size of nmos (or the symbolic view) is bigger than nmos of x foundry or for other instances (like egnfets) its smaller. So is there a way that we can do try to make the symbolic view of all such instances (mos,caps,res) in schematics same as x foundry so that we can be sure that shapes are exactly same (though there may be offsets).

    If it is unclear i can post some snapshot.

    Please do let me know.

     

    Thanks

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • garry01
    garry01 over 11 years ago

    Suppose we have a nmos from x foundry library and we want to port it to y foundry, the size of nmos (or the symbolic view) is bigger than nmos of x foundry or for other instances (like egnfets) its smaller. So is there a way that we can do try to make the symbolic view of all such instances (mos,caps,res) in schematics same as x foundry so that we can be sure that shapes are exactly same (though there may be offsets).

    If it is unclear i can post some snapshot.

    Please do let me know.

     

    Thanks

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information