• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. Related to QRC

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 144
  • Views 13041
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Related to QRC

narendra046
narendra046 over 11 years ago

Hi 

while running QRC, i am shooted with an error " Error :Invalid DSPF cell,TIELO layout BCD035_DIG_5V, has no pins"

Please note I am using IC5141 version. BCD035_DIG_5V is a digital layout  library.

I am using ?dspfcells switch while running LVS to make all the logic gate as a black box, it mean, I am telling tool to take only I/O pins to caluculate parasitics (clearly asking the tool to calucate from gate level)

Could any one please help me in getting out of the above error. Thank you.

  • Cancel
Parents
  • Quek
    Quek over 11 years ago

    Hi narendra

    In future, please kindly post tool usage questions on "Custom IC" forum. This forum is only for questions on SKILL programming.

    1. You can refer to the section "Creating Cell-level DSPF/SPEF or Transistor-level DSPF/SPEF" section in $QRC_HOME/doc/extUser/extUser.pdf for more details on DSPF flow.

    2. Pins are needed for dspf cells. If abstract views are available, an easy workaround is to use a skillscript to re-create the pins in abstract view in the layout views of each stdcell.

    3. In general, it is always best to let us know the specific tool version which you are using (e.g. qrc -version) and also the specific flow (e.g. Assura-QRC or PVS-QRC or Calibre-QRC).

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Quek
    Quek over 11 years ago

    Hi narendra

    In future, please kindly post tool usage questions on "Custom IC" forum. This forum is only for questions on SKILL programming.

    1. You can refer to the section "Creating Cell-level DSPF/SPEF or Transistor-level DSPF/SPEF" section in $QRC_HOME/doc/extUser/extUser.pdf for more details on DSPF flow.

    2. Pins are needed for dspf cells. If abstract views are available, an easy workaround is to use a skillscript to re-create the pins in abstract view in the layout views of each stdcell.

    3. In general, it is always best to let us know the specific tool version which you are using (e.g. qrc -version) and also the specific flow (e.g. Assura-QRC or PVS-QRC or Calibre-QRC).

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information