• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. How does spectre perform topology check?

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 143
  • Views 13608
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How does spectre perform topology check?

Baiyuzhong
Baiyuzhong over 10 years ago

 When I have one transistor with floating Body , the spectre will gives following warning:

"Notice from spectre during topology check.
    Only one connection to node `I0.net9'.
Warning from spectre during heuristic topology check - set topcheck=fixall to fix all floating nodes.
    WARNING (SPECTRE-7): No DC path from node `I0.net9' to ground."

My question is:

(1) how does spectre perform topology check?

(2) what is the definition for "DC path" and how does spectre identify these DC path?

If anyone can provide some description/documents, it would be great. Thank you.

 

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information