Stats

Locked Locked
Replies 2
Subscribers 143
Views 1321
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to "check'n'save" vhdl/verilog cells using SKILL

Hi,

I'm looking for a SKILL solution for "check'n'save" vhdl/verilog cells. I'm using the OSS netlister and the manual procedure would be to open each vhdl view out of the lib manager, make changes, undo changes, save and close the text editor.
After that, the cell is been checked and compiled(?) plus behav and entity views have been updated. Also the needed .oa file is available.

Can somebody give me a hint how to accomplish this using SKILL for a certain cell?

skillUser over 10 years ago

Hi Martin,

It is either ahdlUpdateViewInfo() or vmsUpdateCellViews() (I think) - take a look for solutions (on the latter especially). Solution article 11009308 provides more information, for example.

Hope this helps!

Lawrence.
Cancel
Vote Up 0 Vote Down

Cancel
MartinK over 10 years ago

Thanks Lawrence, vmsUpdateCellViews() does exactly what I needed.

Martin
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.