Stats

  • Locked Locked
  • Replies 0
  • Subscribers 143
  • Views 493
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Assura LVS: different nets in pad's schematic (vdd3r) and it's layout (vdd3r1 and vdd3r2) and using joinableNet function.

Fami

Hi,

I am using 3.3V PADs (in AMS 0.35) which have different nets in schematic "vdd3r" and in layout "vdd3r1 & vdd3r2" which these two nets are shorted in layout.

I used net set in schematic and joinableNEet function in layout to have same net (e.g. vdd) for all, but still have same LVS errors complaining about shorted vdd3r1 and vdd3r2.

Any help!

Thanks

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.