• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. simulation with huge number of duplicated caps

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 143
  • Views 12501
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

simulation with huge number of duplicated caps

DavidLou
DavidLou over 6 years ago

hello experts,

we have design with thousands of duplicated caps. the simulation speed is quite slow for so many devices working together. is there some switch for the simulator to know that these duplicated caps are between same nodes so actually they can be combined into single big cap to speed up the simulation?

e.g., between A and B nodes there're 1000 caps of 1fF. can the tool combine them into single 1pF cap when running simulation?

thanks,

David

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information