• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. how to automatically add vdd vss sub to the standard cell...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 143
  • Views 14067
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to automatically add vdd vss sub to the standard cell symbols

enzhu
enzhu over 6 years ago

Hi All,

I have a 5V standard cell lib for digital usage. I would like reuse the lib and make another one for analog usage. We prefer to have the power (VDD), ground (VSS) and Substrate (SUB) showing up in the symbols for convenience. 

Does anyone have a good way to add VDD (B) VSS (B) and SUB (B) to the currents symbols? It would be better to put VDD on top, VSS and SUB at the bottom of each symbol. 

Thank you very much for sharing. 

Andrew

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information