• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. Virtuoso: how to create a (truly) parametric component ...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 143
  • Views 1639
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Virtuoso: how to create a (truly) parametric component (i.e. with "dynamic" termOrder)?

dontpanic
dontpanic over 5 years ago

I have a verilog-A component that converts an integer (passed as an instance CDF parameter) into an electrical digital bus value, with a fixed number of bits (see code below).

It works well and now I'd like to make it "truly" parametric, so that the bit width can also be an instance parameter which, when modified, changes the number of bits of the output bus ("dynamic termOrder"), much in the same way like some analogLib components are able to do (e.g. "mtline" component, which dynamically changes the number of lines when varying the CDF parameter "n").

To implement this behavior, which modifications would I need to do...

...in the CDF?
...in the symbol view? (how does "mtline" achieves its cool "dynamic" symbol update according to the number of lines?)
...in the verilog-A code?
...anywhere else?

Thanks in advance for any help!

Best regards, Jorge.

`include    "discipline.h"
`define NBITS 8

(* instrument_module *)
module DEC2BIN__8bit (DOUT);
output    [`NBITS-1:0]    DOUT;
voltage    [`NBITS-1:0]    DOUT;

parameter integer    CODE= 0        from [0:(1<<`NBITS)-1];
parameter real        VDD    = 1;
parameter real        VSS    = 0;
genvar                i;

analog begin
    for (i=0; i<`NBITS; i=i+1) begin
        V(DOUT[i])    <+ (CODE & (1<<i)) ? VDD : VSS;
    end
end
endmodule

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 5 years ago

    Jorge,

    See this example in an article that I wrote: How to create a VerilogA model of a DAC with a variable width bus input

    It's slightly complicated because of the need for a pcell for the symbol and "shadow" database in the VerilogA view, but the article explains how to do that with a worked example.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information