• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. Layout of Memristor

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 143
  • Views 9100
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Layout of Memristor

Ranjan Yadav
Ranjan Yadav over 3 years ago

Hello All,

I have done simulation for my project with spice code of Memristor in cadence virtuoso and now I want to do layout for the same. But, as it is not defined for the layout of memristor. Could anyone suggest me on how can i do?

Memristor model used in virtuoso as spice is shown below:

Source: PHD Dissertation, Yakopcic.

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information