Stats

  • Locked Locked
  • Replies 2
  • Subscribers 143
  • Views 9558
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

extract a net from a layout

Karev11

Hi,

I know there are 3rd party tools that allows user to specify any net(s) on a layout and generate a separate cell that consists of just the specified net(s).  That was many years ago, I wonder if Virtuoso today has such feature?

thanks,

Kevin

  • to clarify, what I'm looking for is a separate layout cell that  consists of the layout net of the specified net(s)

  • in reply to Karev11

    There's two ways (at least). In VLS L you have Connectivity->Nets->Mark Net and then Connectivity->Nets->Save All MarkNets (which will save to a different cellView), and with VLS XL you have Connectivity->Net Tracer and then you can do a similar thing to save to a cellView. Mark Net is more polygon based whereas Net Tracer is really related to devices - more details in the documentation.

    You may have to do some setup to ensure that stop layers are set up to stop it extracting under the gate in MOSFETs.

    These have been there for many years now.

    Andrew

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.