Stats

  • Locked Locked
  • Replies 4
  • Subscribers 143
  • Views 4866
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Issue with Missing Layers in TSMC 65nm PDK in Cadence Layout

SM20240729856

Hi everyone,

I'm currently working with the TSMC 65nm PDK for my chip design in Cadence. However, I've encountered an issue during the layout design stage: no layers are displayed when I press Shift + f. Instead, only squares with 'x' appear, as shown in the attached image. Here's the error message I received:

*WARNING* (DB-220706): The Pcell plug-in for super master 'tsmcN65/nch_hvt/layout' could not be loaded: Cannot find IPcell 'cnDloPcell': Pcell evaluator 'cnDloPcell' not found: Plug-in Registration File Not Found: Plug-in file /software/apps/cadence/IC618/share/oa/data/plugins/cnDloPcell.plg... *WARNING* (DB-220704): The Pcell super master 'tsmcN65/nch_hvt/layout' is not a SKILL super master. The usage of non-SKILL Pcells in Virtuoso is not a supported feature. *WARNING* (DB-220706): The Pcell plug-in for super master 'tsmcN65/pch_hvt/layout' could not be loaded: Cannot find IPcell 'cnDloPcell': Pcell evaluator 'cnDloPcell' not found: Plug-in Registration File Not Found: Plug-in file /software/apps/cadence/IC618/share/oa/data/plugins/cnDloPcell.plg... *WARNING* (DB-220704): The Pcell super master 'tsmcN65/pch_hvt/layout' is not a SKILL super master. The usage of non-SKILL Pcells in Virtuoso is not a supported feature. *WARNING* (DB-220706): The Pcell plug-in for super master 'tsmcN65/mimcap/layout' could not be loaded: Cannot find IPcell 'cnDloPcell': Pcell evaluator 'cnDloPcell' not found: Plug-in Registration File Not Found: Plug-in file /software/apps/cadence/IC618/share/oa/data/plugins/cnDloPcell.plg... *WARNING* (DB-220704): The Pcell super master 'tsmcN65/mimcap/layout' is not a SKILL super master. The usage of non-SKILL Pcells in Virtuoso is not a supported feature.

The system had been working fine for previous users, but recently we made a change by installing the TSMC iPDK for ADS software. During this process, 'PycellStudio' was reinstalled, and I noticed that the missing files mentioned in the error ('cnDloPcell') do exist in the PycellStudio folder. I'm unsure if this is the root cause of the issue, but it seems related.

I'd greatly appreciate any insights or suggestions on how to resolve this issue.

Thank you for your time, and I look forward to any help or advice!

  • in reply to RobMan

    Hi RobMan,

    Thank you so much for your rapid reply!

    I have followed the steps in the link to check and it shows that the Mosfets in the tsmc library are non-SKILL Pcell. However, some devices like BJT are SKILL Pcell.

    Also, when I would like to use the second method to check by loading 'CCSauditOALibs.il". The followed error jumps appears:

    *Error* load: can't access file - "CCSauditOALibs.il"

    So I would like to ask if these problems all come from the wrong type selection of the pdk. As such system worked well in the past period, I think they should selected the right type.

    Thank you for your time and really look forward to your reply!

    Best Regards

  • in reply to SM20240729856

    The Article includes some code...

    ;-----------------CCSauditOALibs.il-------------------
    /*************************************************************************
    * DISCLAIMER: The following code is provided for Cadence customers       *
    * to use at their own risk. The code may require modification to         *
    * satisfy the requirements of any user. The code and any modifications   *
    * to the code may not be compatible with current or future versions of   *
    * Cadence products. THE CODE IS PROVIDED "AS IS" AND WITH NO WARRANTIES, *
    * INCLUDING WITHOUT LIMITATION ANY EXPRESS WARRANTIES OR IMPLIED         *
    * WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR USE.         *
    *************************************************************************/
    procedure(CCSauditOALibs(libName "t")
    let(((libId ddGetObj(libName)) cvId)
    when(libId
    foreach(cell setof(lay libId~>cells member("layout" lay~>views~>name))
    cvId = dbOpenCellViewByType(libId cell~>name "layout")
    dbClose(cvId)
    ); foreach
    t
    ); when
    ); let
    ); procedure
    ;----------------------------------------------
    Save this to the file 'CCSauditOALibs.il'. Then  load("CCSauditOALibs.il").
    But this will only confirm the type of pcell. Typically the PDK install script prompts for the type of pCell. Select SKILL.
  • in reply to RobMan

    Hi RobMan,

    Thank you so much for your help! We have reinstalled the pdk and the layout funciton work very well now!

    Thanks a lot for your rapid reply and great guidance. It really helps a lot.

    Best Regards

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.