• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. leHiCreateVia via list

Stats

  • Replies 3
  • Subscribers 143
  • Views 1696
  • Members are here 0

leHiCreateVia via list

psill00
psill00 5 months ago

When I used leHiCreateVia I would like to exclude a via from the via list in a group

Example

V1 list = '("V1" "V1bar" "V1peri" "V1Lrg")

I want to exclude V1peri from the list.

Is there variable or option on the via option menu or a variable needed

Paul

  • Sign in to reply
  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett 5 months ago

    Paul,

    I don't entirely understand your requirement, but the set of available vias comes from the validVias constraint in the constraint group being used...

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • psill00
    psill00 5 months ago in reply to Andrew Beckett

    I see where I can set the default vias in the constraint, but I want to set a list of vias the use for a metal pairing ( Ex: M1 to M2 )

    viaSetDefaultCutClasses - this set one via cut class not a list of vias to use for the bottom metal and top metal for a via

    I there another constraint function that sets a list of vias to use for each metal pairing?

    Paul

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • psill00
    psill00 5 months ago in reply to Andrew Beckett

    I see where I can set the default vias in the constraint, but I want to set a list of vias the use for a metal pairing ( Ex: M1 to M2 )

    viaSetDefaultCutClasses - this set one via cut class not a list of vias to use for the bottom metal and top metal for a via

    I there another constraint function that sets a list of vias to use for each metal pairing?

    Paul

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
  • Andrew Beckett
    Andrew Beckett 5 months ago in reply to psill00

    Paul,

    As I mentioned, you'd do this with a validVias constraint:

    interconnect(
      ( validLayers (Poly Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 ) )
      ( validVias (M1_PO M1_NWELL M1_PSUB M1_NIMP M1_PIMP M1_DIFF M2_M1 M3_M2 M4_M3 M5_M4 M6_M5 M7_M6 M8_M7 M9_M8 M10_M9 M11_M10 ) )
      ) ;interconnect

    The validVias can contain multiple vias between the same layers - the via definition itself defines which layers the via goes between. Just list all the vias between each pair of layers that you want to be available.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information