• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. Is there mannual about how to develop both symbol and layout...

Stats

  • Replies 1
  • Subscribers 143
  • Views 1383
  • Members are here 0

Is there mannual about how to develop both symbol and layout view pcell?

FC202411047255
FC202411047255 4 months ago

1、symbol and layout view use same cdf and callback

2、symbol view related mannual very hard to find, I wonder how to develop a symbol view

3、what the relationship between schemaitc view and specter,cdl,Hspice related view, and how to develop specter,cdl,Hspice related view?

4、schematic view used to draw schematic, when to use specter,cdl,Hspice related view?

  • Sign in to reply
  • Cancel
  • Andrew Beckett
    Andrew Beckett 4 months ago

    Based on your questions, are you really asking about creating parameterized cells (PCells)? Or are you just trying to understand what all the different views are used for?

    Put simply (for the basics), symbol views are what you place in a schematic. The views such as spectre, hspiceD, auCdl etc are what are called "stopping" views which are used to control netlisting. The idea is that the netlisters traverse the design hierarchy, and have a list of candidate views to switch into (which are tried in order). If it ends up in one of the list of views in the "stop list" the hierarchy isn't expanded any further than that device/component is seen as a leaf component for the netlister. For CDF-based netlisters (e.g. spectre, auCdl, hspiceD) then the simulation information section in the CDF for that component describes how the netlister formats that leaf instance.

    If you are talking about PCells, there's a general manual Virtuoso Parameterized Cell Reference which does tend to be more layout-focused (as that's the most common type of PCell). Note we also have a tool Cadence PCell Designer which makes it much easier to create layout, symbol and schematic PCells without you needing to write SKILL code.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information