• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. Create vias over overlapped metals in a PCELL

Stats

  • Replies 1
  • Subscribers 143
  • Views 524
  • Members are here 0

Create vias over overlapped metals in a PCELL

Esteban Saavedra
Esteban Saavedra 1 month ago

Hi All,

I want to know if there is way to add vias over an overlapped metal. I'm creating some metal stack, and I want to add the corresponding vias, if the metals size changes also the vias. I have been looking for any info some post but I could find something that fits for me.

I will appreciate any help.

Thank you.

  • Sign in to reply
  • Cancel
  • RobMan
    RobMan 1 month ago

    Please refer to 'Auto Via' functionality and the 'Auto Via Assistant' (EXL tier)...

      Virtuoso Create Via

      Understanding various options of Auto Via Assistant to place an optimized DRC-clean via in missing via regions of a layout design

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information