• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Prevent OptDesign in between paths

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 94
  • Views 15608
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Prevent OptDesign in between paths

dinac123
dinac123 over 12 years ago

I am trying to prevent Optimization between a path. 

set_dont_touch, works only for the complete net, but not between a begin pin to a End Pin.

Is there any other option to achieve this type ofcontraints?

Thank You 

  • Cancel
  • ajay01
    ajay01 over 12 years ago

     Hi dinac123,

    use below command:

    set_false_path -from beginpin -to endpin

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • dinac123
    dinac123 over 12 years ago

    That will not work. set_false_path is only to ignore paths for the timing engine and would still add optimization buffer in the path.

    I think there is no option availabe to do this. For now only trick, I found is to add Fence. [ running with setOptMode -honorFence true , prevent

    addtion of buffer under this region, and hence force encounter to buffer after/outer ] 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ajay01
    ajay01 over 12 years ago
    fence will work for a module or group not for path..........
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • skmhs PD
    skmhs PD over 12 years ago
    you'd need to develop a Tcl script to obtain all net names along the path then set_dont_touch.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • dinac123
    dinac123 over 12 years ago

    yes, set_dont_touch would work for the nets.

    In my case, for example U1/a is connect with N1 to U2/a, U3/a,U4/a.

    I want no optimization buffers only for the path U1/a to U3/a  

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • skmhs PD
    skmhs PD over 12 years ago
    That doesn't quite make sense. Are you talking about setup or hold opt? And what's the reason behind this requirement?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information