Stats

  • Locked Locked
  • Replies 0
  • Subscribers 38
  • Views 12874
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

e-code: Effective Verification of ARM SoCs

archive

A whitepaper presenting research about the use of Xbench AHB, a synthesizable model for high-performance emulation testbenches written in C.

author: Jason Andrews updated 9/15/2004 132223 bytes


Originally posted in cdnusers.org by Administrator
ilc_paper.pdf

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.