Stats

  • Locked Locked
  • Replies 1
  • Subscribers 38
  • Views 14245
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

e-code: DLX VLIW modeling and test generation

archive

This shareware package contains an environment for functional test
generation for a modified version of the VLIW DLX architecture
using Verisity Specman Elite.

The implementation is a modified version of the DLX architecture. It has five stages: Fetch, Decode, Execute, Memory, and Writeback. The Execute stage has four parallel paths: integer ALU, four-stage floating-point adder(FADD), seven-stage multiplier (MUL), and a multi-cycle divider (DIV).

Please see more details in the package README file.

This shareware was contributed by Prabhat Mishra, University of California, Irvine. The work was supported by the Verisity University Program.

Author: Yaron Kashai updated 5/10/2004 42163 bytes


Originally posted in cdnusers.org by Administrator
vliwDLX.tar.gz

  • Hello,

      I tried downloading it (after logging in to the forum with valid UID & password), I get some 48KB file, but when trying to open the WinZIP complains it is corrupted/damaged. Does anyone have a better link please?

     

    Thanks

    Srini

    www.cvcblr.com

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.