Stats

Locked Locked
Replies 9
Subscribers 50
Views 20190
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

using command ncverilog cause hang issue

Hi, I am Jack.I have something to verify about the ncverilog command.

I write the ncverilog command to compile and simulate my design:ncverilog abc_tb.v -f abc_tb.f -l abc_tb.log +ncelabargs+"-timescale 1ps/1ps" +access+rw(abc_tb.f is the filelist which contains all files required for this design) I face hanging issue while running simulation, when I remove the option +access+rw, the hang issue can be avoided.Why this can be happened?I have tried out with other tools like VCS, I have not experienced this type of issue, thanks for giving me some advices.

Parents

Jack Lee over 16 years ago

Hi Mickey,

Thanks for you information.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

Jack Lee over 16 years ago

Hi Mickey,

Thanks for you information.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.