• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Hardware/Software Co-Development, Verification…
  3. Using C-to-Silicon

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 49
  • Views 13662
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Using C-to-Silicon

marco23
marco23 over 16 years ago

Hi everyone, I'm new of this forum.

 

I must ompare different HLS tools. Today I'mk reading about your C-to-silicon...it is very interesting tool but i don't understand some thing and I hope you can help me.

1- There are a particular way to write c code or c-to-silicon accepts all types? I've read that is not possible to use pointers and somethings like that but a technical help...a paper that can giudes me during writing...is it present?

 

2- Is Cadence encounter RTL  compiler necessary to make comparison between micro-architectures?

 

Thanks in advance

 

Marco

  • Cancel
  • Mark Warren
    Mark Warren over 16 years ago
    Hi Marco,
     
    The Cadence C-to-Silicon Compiler accepts most built-in and user-defined data types for C, C++, and SystemC.  The required coding styles can be summarized by one major rule that CtoS needs to be able to statically determine all the data structures at compiler time, thus you need to avoid the use of constructs such as dynamic memory and recursive function calls.   Pointers are fine to use as long as CtoS can determine what they will be pointing to.  We have a "Preparing Models for CtoS" Application Note that goes into further details.  Please contact your local Sales rep or AE.
     
    One of the advantages of CtoS is that it has Cadence's RTL Compiler logic synthesis tool built-in, so CtoS is implementation-aware when determining how to generate optimal RTL for decisions like when to squeeze more logic into a clock cycle or whether or not to share large resources.  This helps allow CtoS to often match the QoR of hand-written RTL, plus makes for predictable timing closure with the down-stream logic synthesis.   However, this built-in RTL Compiler is not required for trying multiple micro-architectures.  We have a recommended methodology where you use CtoS to quickly try multiple micro-architectures, then once you find some good candidates, you run it through the flow with fine-grained timing enabled.
     
    Hope this helps.
    -mark
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • marco23
    marco23 over 16 years ago
    Dear mark Warren. thanks, your answer is useful for me.

    Could you give me "Preparing Models for CtoS"?

    Thnak in advance
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information