• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Hardware/Software Co-Development, Verification…
  3. Viewing SystemVerilog String Type in Simvision

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 49
  • Views 13193
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Viewing SystemVerilog String Type in Simvision

Scrivner
Scrivner over 12 years ago

I have not used SV before, but want to begin using it for my verification. I have an existing Verilog (pure) testbench that I then added an SV string type. The sim ran fine, but the string variable does not appear in Simvision. Can someone tell me what needs to be done to see SV data types in Simvision?

 

Thanks

-Bart

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information