Hardware/Software Co-Development, Verification…
CONFORMAL LEC- MODULES SKIPPED FROM HIER. BCOZ OFEXTRA PORTS...
Hardware/Software Co-Development, Verification and Integration Forums
CONFORMAL LEC- MODULES SKIPPED FROM HIER. BCOZ OFEXTRA PORTS AFTER MBIST INSERTION
over 4 years ago
I'm doing logical equivalence check between
1)RTL n MBIST inserted NETLIST
2)PLAIN NETLIST without MBIST n DFT stuffs vs MBIST inserted NETLIST
TEST_MODE is a top level pin of my design which when 0 makes the design in pure functional mode.My design is very complex and I'm moving with hierarchial comparison.So dpends on tool generated script.My issue is in the revised netlist there are many registers extra..which are the output ports of internal modules.So when i did
add pin constraints 0 TEST_MODE -revised
write hier dofile LEC.do -constraint -noexact -replace
since golden has no mbist cells many internal modules are skipped from hierarchial script(dofile).And when compared at the higher hierarchy of design it gave me many non equivalent points.So that the TEST_MODE 0 value cant be propagated.Please if anyone knows the solution please do reply
Please help,i'm in the critical stage of the project.
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full