Stats

Locked Locked
Replies 0
Subscribers 49
Views 12812
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Why do I get an error when I try to generate (any) system Verilog module?

If I try to make a new cell view of type system verilog from the library manager GUI I systematically get this error (the content of the module does not matter):

F,AMSASV: The -ams and -sv options cannot be used together.

Which means that I cannot get a symbol and so on...

I checked all my options and I don't see why the -ams option is kicking in.

Any help woudl be greatly appreciated!

Thanks,

Giorgia

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.