Stats

  • Locked Locked
  • Replies 0
  • Subscribers 48
  • Views 12998
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

nc_mirror

livid

 Hello

 

The SOC Test chip we are designing has numerous embedded RAMs. We use an on-chip BIST controller for testing the RAMs.

 

Currently i am trying to test one of the RAMs by simulating a s-a-{0,1} fault.

 Previously we did this using the force command from ncsimrc file.

However, i was given a recommendation that i could use nc_mirror command to access the internal RAM signals and then define a test bench register to drive these nc_mirrored indivual RAM input/outputs to emulate the s-a- fault.

 

My question being: is the above possible (ie using nc_mirror to access the internal RAM signals and then using a test bench register to drive those nc_mirrored signals to emulate the s-a fault(s))?

 

 

Thanks in advance

 

JO

 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.