Stats

  • Locked Locked
  • Replies 0
  • Subscribers 49
  • Views 12912
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ViVA bus plot to full view plot

34892

Hi,

 I am new to Cadance ViVA and wanted some help. After simulating my ADC (which has some verilogA models and some transistor level blocks), I plotted the clock signal to check for jitter (via Eye diagram). But the plot looks like a plot of 'bus' signal/digital signal instead of full view analog signal. Although when I plot the output of a ring osc. (a separate test bench and simulation), the plot is in full view (not sure how to put it any better!).

 

I don't want the ADC clock plot to appear as digital bus plot, but want a full view. What should I do? Any help will be highly apprecited.

 

Thanks

-3489 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.