Stats

  • Locked Locked
  • Replies 1
  • Subscribers 48
  • Views 13721
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is System Verilog is supported in Palladium?

archive

If yes, what exactly is supported?  How about SVA?


Originally posted in cdnusers.org by minhnn

  • SystemVerilog is supported with Palladium.

    For In Circuit Emulation (ICE) and Synthesizable TestBench (STB) all HDL goes into the emulator. In this case only synthesizable design constructs are supported.

    For Simulation Acceleration (SA), most of the testbench runs in IUS, the rest of the testbench and DUT run in Palladium. In this case the testbench constructs are handled by IUS and design constructs by Palladium.

    We are constantly enhancing our SystemVerilog IEEE 1800 standard support with each new release containing more features than the previous one. Please get in contact with a local AE to discuss your exact requirements.

    SVA will be supported in IXE5.0.


    Originally posted in cdnusers.org by GaryHall

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.