• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Hardware/Software Co-Development, Verification…
  3. Tip of the Week: HDL-ICE is not pronounced 'Head Lice' ...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 49
  • Views 9118
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Tip of the Week: HDL-ICE is not pronounced 'Head Lice' (Unix CLI)

archive
archive over 18 years ago

Greetings all!

HDL-ICE is the RTL front end for Cadence Palladium emulators.  For those who have been using HDL-ICE for a while, you may not realize that there is a UNIX Command Line Interface (CLI) available (as opposed to writing a TCL QEL script).  In fact, it works very nearly like your simulator front-end.  The commands are vavlog/vavhdl for Verilog/VHDL imoprt and vaelab for synthesis (the 'va' is short for 'verification acceleration').  Just use -help on each of these to see their usage.  The only caveat here is that some of the default options are different than in QEL (e.g. memory synthesis is turned on by default in CLI, and off in QEL).

Furthermore, in IXE5.0, vhdl and verilog can now be imported into the same 'work' libraries.  This has been a thorn for many users for a long time and is a tremendous help especially when translating simulation environments to emulation.

Cheers,
Harlinator!

ps - for the record, HDL-ICE is pronounced: H. D. L. ICE.  :)


Originally posted in cdnusers.org by Harlinator
  • Cancel
  • Rahul Agrawal
    Rahul Agrawal over 9 years ago
    Hi, I am facing some problem in doing 'vavhdl'. I am getting error : >> Analyzing VHDL file ../src/common_blocks/d_ip_linflex3/rtl_vhd/linflex3_itf.vhd ...
    ERROR: ../src/common_blocks/d_ip_linflex3/rtl_vhd/linflex3_itf.vhd(line 17): Un-bounded library 'linflex3_lib'
    >> Analyzing entity itf ...
    ERROR: ../src/common_blocks/d_ip_linflex3/rtl_vhd/linflex3_itf.vhd(line 18): Undefined symbol 'linflex3_lib'.
    ERROR: ../src/common_blocks/d_ip_linflex3/rtl_vhd/linflex3_itf.vhd(line 121): VHDL analyzer exiting.
    How can I resolve this issue. I have tried to make cds.lib and hdl.var file and gave library path to work folder but not able to resolve this.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Rahul Agrawal
    Rahul Agrawal over 9 years ago

    I got the solution, I am doing mistake to make cds.lib and hdl.var. Actually I need to create va.lib.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information