• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Hardware/Software Co-Development, Verification…
  3. "High VIOLATION ON I WITH RESPECT TO CLK"

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 48
  • Views 5953
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

"High VIOLATION ON I WITH RESPECT TO CLK"

archive
archive over 18 years ago

Hi,

When I did the Post-Route Simulation of a pipelined floating point arithmetic unit using Modelsim, I am getting a warnings as follows:

# ** Warning: Design size of 135539 statements or 0 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.

# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
# Time: 0 ps Iteration: 0 Region: /test_bench_tbw File: test_bench_tbw.vhw
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.cli p.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.noteboo k.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Warning: /X_SFF SETUP High VIOLATION ON I WITH RESPECT TO CLK;
# Expected := 0.097 ns; Observed := 0.01 ns; At : 304.125 ns
# Time: 304125 ps Iteration: 3 Instance: /test_bench_tbw/uut/i_prenorm_addsub_fracta_28_o_0

Can anybody tell me what these warnings mean?

I am not getting the output for the first clock cycle in the post-route simulation. When I increase the period of the clock up to 200ns, output is coming correctly for the first clock cycle also. If, I go below 200 ns, output does not come in the first clock cycle and if I go below 100 ns, the output will not come for first two clock cycles. However, output is coming correctly in behavioral simulation in all the clock cycles.

Please throw some light.

Thanks...
Please help.


Originally posted in cdnusers.org by techlife3
  • Cancel
  • archive
    archive over 18 years ago

    can i get that ?


    Originally posted in cdnusers.org by techlife3
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information