• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Pin Swapping

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 164
  • Views 19940
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Pin Swapping

archive
archive over 18 years ago

I tried to swap pins on a component and it keeps giving me this error: Pin is not swappable because the swap code is zero ... pick again. How do I fix this so that the pins can be swapped? It does it with all of the components on the pc.


Originally posted in cdnusers.org by TimProctor
  • Cancel
  • archive
    archive over 18 years ago

    Where is your netlist originating? If it is coming form Concept, pin swapping is enabled through the PIN_GROUP attribute on the pin in the chips.prt file. Pins of the same function and having the same PIN_GROUP value, will be swappable.

    Hope this helps.


    Originally posted in cdnusers.org by cdavies
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    I'm using Capture to netlist.


    Originally posted in cdnusers.org by TimProctor
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Same answer but it's done in edit package in Capture


    Originally posted in cdnusers.org by CDL
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hi Timprotor,

    Step1: open library

    Step2: choose corresponding part

    Step3:view--à pakage

    Step4: Press CLT E

    Step5: see the window package properties

    Step6: see package properties contain pin group column.

    Step7.define corresponding pin group example:

    • I/O pin group code :1
    • input pin group code :2
    • output pin group code :3

    step8: press o.k.

    step9: same Part update DSN file

    Step10: take new net list.

    Step11: import allegro.

     
    Hi any dout on this Please call me @91-9444733787


    Enjoy.


    Originally posted in cdnusers.org by KESAVANTH
    • pakage_properties.JPG
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • budnoel
    budnoel over 14 years ago
    Hello – I am using OrCAD CIS with PCB Editor version 16.3.  I have an FPGA that is connected to several connectors for the design that I am working on.  I have total flexibility on the FPGA connections and I would like to be able to perform pin swapping at the layout level and be able to back annotate these changes to the schematic.  The connector symbols are multi-pin as opposed to single pin connector symbols.  Any suggestions?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information