• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    SSN warning and ugly waveform at AP SI 15.7

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 13260 views
  • Discussion

    Newbie need Help!!!

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12388 views
  • Discussion

    why the same length?

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 13534 views
  • Discussion

    Hspice in PCB SI- unable to simulate with MS and vias

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 1142 views
  • Discussion

    setup of Valor ODB++ Inside

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 17542 views
  • Discussion

    hyp file for Hyperlynex simulation

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12190 views
  • Discussion

    warning: "could not fit symbol"

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 2839 views
  • Discussion

    Allegro Padstacks; Defined Geometry vs. Flash

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 14265 views
  • Discussion

    Using .sp file for connector in SigXP

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 13989 views
  • Discussion

    Orcad Post Processing Layer Limitations

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12082 views
  • Discussion

    Dynamic copper fill problem

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    8 replies • 18631 views
  • Discussion

    Wrong assembly plan on Orcad 10.5

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12053 views
  • Discussion

    Dynamic Shapes

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12820 views
  • Discussion

    How does the Shape's Clearance work for PTH and Nn-PTH?

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 1855 views
  • Discussion

    Mentor BoardStation/DA Design to Tango Formatted Netlist

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 808 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information