• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. set a random input data

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 63
  • Views 19937
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

set a random input data

kamel
kamel over 16 years ago

hi

did anybody know how to enter a random input data to perform a simulation using spectre (eg 1101...)

thank you

  • Cancel
  • tkhan
    tkhan over 16 years ago

    you can use rand_bit_stream from ahdlLib or vsource from analogLib. with vsource its not actually random, you can define the pattern arbitrarily.

    Pattern parameters:
    45      data              The bit string. A string that contains a series of the four states, 1 0 m z.
    46      rptstart=1        The starting bit when repeating. The data repeats from the specified bit to the end of the bit string. The parameter should be an integer from 1 to the length of the bit string.
    47      rpttimes=0        The repeat times. The output will maitain the state of the last bit after the last repeat. If its value is negative, the string repeats forever.
     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 16 years ago
    Actually the vsource in spectre now supports a new type, prbs, which produces a pseudo-random bit stream.

    The vsource component in analogLib has not yet been enhanced to support this though. There's an enhancement request for that though.

    Regards,

    Andrew
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • kamel
    kamel over 16 years ago

     thank you all i appreciate

    unfortunetly it doesnt't work with the version of spectre i have, it expect a 6.2 or later.

     i think it's possible to write a module in Verilog -ams that's supports rhe generation of a sequence of bit, but how to include it ?

    regards,

    kamel

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 16 years ago
    Kamel,

    The rand_bit_stream in ahdlLib should work whatever version you're using. It's been there for at least 10 years, and is a Verilog-A model that you can always customize if it doesn't meet your needs.

    Regards,

    Andrew
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • kamel
    kamel over 16 years ago

    thanks Andrew

    i was talking about vsource i tried it and i got an error message according to the version of spectre that i m using.

    regards kamel

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information