• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. UMC 0.18 µ m RF CMOS Process,models N_L18W500_18_RF/N_PO7W500_18_RF...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 63
  • Views 904
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

UMC 0.18 µ m RF CMOS Process,models N_L18W500_18_RF/N_PO7W500_18_RF device widths

rfpassion
rfpassion over 15 years ago

Hello,

 The max device width of models N_L18W500_18_RF/N_PO7W500_18_RF is 105um(UMC 0.18 µ m RF CMOS Process).Is there are no other models in that process having more than that width.

              What is the minimum and maximum on chip inductor is possible in an RFIC.

 

Thank you.

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information