Stats

  • Locked Locked
  • Replies 1
  • Subscribers 64
  • Views 13717
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Checking Connectivity

Art254
Hi Everyone, I have a layout that has lots of cells put together. Between the cells they are connected through metals. For example, cell 1's metal2 is connected with cell2's metal2, and cell2 is connected with cell3 through metal7; within cell2 metal2 is connected to metal7. How do I ask Cadence to show that cell1 is connected to cell3? Thanks. Art
Parents

  • Hi Art,

    You have not really supplied many details, but one way to show or follow connectivity is through the "Mark Net" utility [Connectivity -> Nets -> Mark, if using IC61x].  Then if you click on a shape on metal2 it will propagate that connection up and down through the vias (provided that the technology file is set up correctly), highlighting the shapes as it goes.  This feature is present in both IC5141 and IC61x, but there are differences.

    If you are using VLS-XL [IC61x] (or Virtuoso Layout XL a.k.a. "VXL" from IC5141) then you can also use the probe feature (Connectivity -> XL Probe if using IC61x) which will allow you to cross probe between the schematic and the layout for the design.

    Hopefully this begins to answer the beginnings of the question asked (i.e. not all information is present, so it's the best I can do).

    Regards,

    Lawrence.

Reply

  • Hi Art,

    You have not really supplied many details, but one way to show or follow connectivity is through the "Mark Net" utility [Connectivity -> Nets -> Mark, if using IC61x].  Then if you click on a shape on metal2 it will propagate that connection up and down through the vias (provided that the technology file is set up correctly), highlighting the shapes as it goes.  This feature is present in both IC5141 and IC61x, but there are differences.

    If you are using VLS-XL [IC61x] (or Virtuoso Layout XL a.k.a. "VXL" from IC5141) then you can also use the probe feature (Connectivity -> XL Probe if using IC61x) which will allow you to cross probe between the schematic and the layout for the design.

    Hopefully this begins to answer the beginnings of the question asked (i.e. not all information is present, so it's the best I can do).

    Regards,

    Lawrence.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.