• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. About the parasitic reduction in Spectre Turbo mode

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 63
  • Views 15613
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

About the parasitic reduction in Spectre Turbo mode

ycyang
ycyang over 14 years ago

Hi,

I am running a post-layout simulation of a frequency divider in Spectre Turbo mode. When I enable and disable the "parasitic reduction" option, the simulation results are slightly different.

For example, if the "parasitic reduction" option is enabled, the operating frequency can be as high as 3.6 GHz. While the "parasitic reduction" option is disabled, the highest operating frequency becomes 3.3 GHz.

According to the Designer's Guide Community Forum http://www.designers-guide.org/Forum/YaBB.pl?num=1291713886 the circuit behavior remains essentially unchanged by the parasitic reduction up to 30 GHz, if option "RF" is chosen.

However in my case the frequency of interest is below 5 GHz, why the simulation results differ when the "parasitic reduction" option is enabled and option "RF" is chosen?

Thanks 

 

  • Cancel
Parents
  • ycyang
    ycyang over 14 years ago

    Hi, Andrew

    My clock is at 2.8~3.6GHz and the frequency divider is a CML circuit whose modulus is from 4~7 (two cascade divide-by-2/3 cells).

    So, according to you reply, the parasitic reduction preserves poles below the cut-off frequency. Does it mean that the signals rich in high-frequency harmonic tones are not suitable to use the "parasitic reduction" option?

    Regards,

    ycyang.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • ycyang
    ycyang over 14 years ago

    Hi, Andrew

    My clock is at 2.8~3.6GHz and the frequency divider is a CML circuit whose modulus is from 4~7 (two cascade divide-by-2/3 cells).

    So, according to you reply, the parasitic reduction preserves poles below the cut-off frequency. Does it mean that the signals rich in high-frequency harmonic tones are not suitable to use the "parasitic reduction" option?

    Regards,

    ycyang.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information