• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. OpAmp Simulation in Cadence Spectre

Stats

  • Locked Locked
  • Replies 22
  • Subscribers 67
  • Views 28790
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

OpAmp Simulation in Cadence Spectre

Shahnaf
Shahnaf over 13 years ago
Hi, I have used OpAmp symbol from Solutions library (default library of cadence). As an initial step, I have simulated a basic circuit in Op Amp. But I am not getting the desired output. Moreover, I have checked the cadence simulation manual for Op Amp. I found something difference in the symbol (from Solutions library) to that of the Cadence manual. Can you please let me know where I am wrong and what needs to be corrected? Thanks, Shahnaz
  • 2.png
  • View
  • Hide
  • Cancel
Parents
  • Hasan91
    Hasan91 over 10 years ago

    Hi Andrew,

    I would like to model an ideal integrator in Cadence. Currently, I am using "VCVS" as an amplifier shown in the attachment.

    When I simulate the circuit, apparently, capacitive-feedback does not work properly, however, I have added a large resitor in series with the capacitor. The opamp model acts like a comparator, i.e. As long as negative input has a larger voltage than the positive input, output shows the minimum voltage and Vice versa. I am wondering if you might how to resolve the issue!

    Do you have any suggestion how to model an ideal integrator in Cadence? Preferably, I do not want to use Verilog-A opamp. 

    Thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Hasan91
    Hasan91 over 10 years ago

    Hi Andrew,

    I would like to model an ideal integrator in Cadence. Currently, I am using "VCVS" as an amplifier shown in the attachment.

    When I simulate the circuit, apparently, capacitive-feedback does not work properly, however, I have added a large resitor in series with the capacitor. The opamp model acts like a comparator, i.e. As long as negative input has a larger voltage than the positive input, output shows the minimum voltage and Vice versa. I am wondering if you might how to resolve the issue!

    Do you have any suggestion how to model an ideal integrator in Cadence? Preferably, I do not want to use Verilog-A opamp. 

    Thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information