• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. freq divider pins in rflib

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 63
  • Views 18328
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

freq divider pins in rflib

ddis
ddis over 13 years ago

hi all, i want to divide the o/p freq of Quad-VCO i.e. 4.8 GHz into 2.4 GHz. for this purpose i need a freq divider ckt. i saw the freq divider from RF library in cadence. it is containing 4 pins (pin, pout,nin, nout).

how to apply stimulus to this pins & check the o/p

i dont know what nout stands for here

pin might be i/p power, pout might be o/p power

nin might be divide no.

 

 

  • Cancel
Parents
  • ddis
    ddis over 13 years ago

     

    i have figured it out they are differential i/p & o/p pins

    But when i try to open the block (by pressing q) in CDF parameter view i choose veriloga view & fill all the parameters such as n,VDD,VSS,nhi,dir,tt etc (i.e. all the parameters in the code) & try to simulate it by doing transient analysis then i am  getting o/p as 0(straight line) on both the pins 

     

     Are there any changes while simulating the veriloga code or we cannot use that block in schematic view ??????

    I have entered the Simulator stop view list as spectre veriloga ...........

    Still its not working......

     

    Thanks in advance......

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • ddis
    ddis over 13 years ago

     

    i have figured it out they are differential i/p & o/p pins

    But when i try to open the block (by pressing q) in CDF parameter view i choose veriloga view & fill all the parameters such as n,VDD,VSS,nhi,dir,tt etc (i.e. all the parameters in the code) & try to simulate it by doing transient analysis then i am  getting o/p as 0(straight line) on both the pins 

     

     Are there any changes while simulating the veriloga code or we cannot use that block in schematic view ??????

    I have entered the Simulator stop view list as spectre veriloga ...........

    Still its not working......

     

    Thanks in advance......

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information