• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. VCO jitter calculation using PNOISE simulation

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 19964
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

VCO jitter calculation using PNOISE simulation

chadong
chadong over 13 years ago

Hi all,

I have two questions about pnoise jitter calculation in SpectreRF.

1. What is the meaning of Freq. Multiplier in jitter calculator?

2. What is the optimum integration range of phase noise for jitter calculation?

Actually, I posted about similar subject last year, but I'm still confused..... : ( 

 

I need to calculate VCO's jitter to estimate the SNR limit of synchronous ADC by clock.

I've done PSS/PNOISE simulation like following condtion 

- Free running VCO

- VCO clock speed : 10MS/s

- Total ADC conversion time : 100us(1000cycle)

- PSS

Beat frequency : 10MHz

Output harmonics(Number of harmonics) : 0

- PNOISE

Output Frequency Sweep Range : 1~500MHz(I have no idea what's the right sweep range. I just think it would be wide enough)

Maximum Sideband : 40(40 is enough to get accurate results in my case)

Noise type : Jitter(Typically, ADC needs only RMS jitter, not phase noise)

 

After PSS/PNOISE simulation, I caculated k-cycle jitter because the VCO is autonomous system and I need accumulated RMS jitter.

Following is what I did.

Results->Direct Plot->Main Form->select pnoise jitter(Analysis)->Jc(Function)->Number of cycles=1000->select RMS->

->Freq. Multiplier=1->Integration Limits:1kHz~20MHz

 

Here are two questions as I asked above.

1. What is the meaning of Freq. Multiplier in jitter calculator?

2. What is the optimum integration range of phase noise for jitter calculation?

I think the integration range of 1k~20MHz is enough, because total ADC's conversion time is 100us and 20MHz=10MHz(Fundamental X2)

Is it proper approach?

  • Cancel
Parents
  • chadong
    chadong over 13 years ago

    Your comment is really helpful to understand PSS sim.

    Thank you for your reply, Andrew

     

    I read the app note you suggested(for version MMSIM6.0, March 2006), and I'm little confused about k-cycle jitter.

    From the note, section "Synchronous Jitter Versus Accumulating Jitter", autonomous circuits, e.g. VCO have only cycle-to-cycle jitter as the jitter performance as mentioned below

    "For autonomous circuits where there are no ideal reference transitions, you are limited to using self-referred jitter metrics. This jitter is accumulating jitter. The next cycle transition is the result of the previous cycle output, so the jitter variance accumulates from cycle-to-cycle"

    But, in the Figure 1-9 of the note, Cycle jitter is used as the jitter performance of VCO. 

    Could I use the K-cycle jitter as accumulating jitter of autonomous circuits?

    Which is right?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • chadong
    chadong over 13 years ago

    Your comment is really helpful to understand PSS sim.

    Thank you for your reply, Andrew

     

    I read the app note you suggested(for version MMSIM6.0, March 2006), and I'm little confused about k-cycle jitter.

    From the note, section "Synchronous Jitter Versus Accumulating Jitter", autonomous circuits, e.g. VCO have only cycle-to-cycle jitter as the jitter performance as mentioned below

    "For autonomous circuits where there are no ideal reference transitions, you are limited to using self-referred jitter metrics. This jitter is accumulating jitter. The next cycle transition is the result of the previous cycle output, so the jitter variance accumulates from cycle-to-cycle"

    But, in the Figure 1-9 of the note, Cycle jitter is used as the jitter performance of VCO. 

    Could I use the K-cycle jitter as accumulating jitter of autonomous circuits?

    Which is right?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information