• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. zvcvs parameters for S&H, in ac, implementation

Stats

  • Locked Locked
  • Replies 8
  • Subscribers 63
  • Views 7902
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

zvcvs parameters for S&H, in ac, implementation

agaurav
agaurav over 13 years ago

Hi,

I want to make an ac model which has got sample and hold (zero-order). I found the block, zvcvs, for that. Can somebody suggest the suitable parameters' values to implement that.

I tried Polynomial argument = z or inversez

S to Z Transformation = default (I assume it means none)

Specification type = polynomial

And then I tried various polynomails (order 1 or 2) to get sample-and-hold fft output for a simple wideband spectrum signal-input but seems I am doing something somewhere wrong. I am not very good at digital and z and bilinear transforms, so I think the capability is there but somehow I am not able to implement it using zvcvs. Can somebody please help me with it - implementing sample and zero-order hold using zvcvs. 

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    Both ac and noise analyses perform a small-signal analysis around a DC operating point. For any circuit with periodic behaviour, simulating around a DC operating point is not terribly useful - it's not wrong, but almost certainly not what you're looking for. For example, if you have a switch capacitor filter, simulating the noise around a particular bias point, with some of the switches open and some closed will not tell you anything very useful - because you really need the time-averaged response, not the response about a single DC operating point. That's what pss/pac or pss/pnoise give you - the pss captures a periodic steady state (i.e. a periodic operating point) and then the small signal analysis gives you a time-averaged small-signal response over that period.

    The same is true if you use a zvcvs - a single bias point is meaningless. It shouldn't error out - in the same way as it shouldn't error out if you try to analyse a circuit which relies on periodic behaviour in ac/noise. It does however error out if you try to analyse it using pss because the component has some internal "state" storage which is not visible to the PSS solver. The way you'd have to solve that is by using a suitable Verilog-A model as outlined in this paper on Hidden States.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    Both ac and noise analyses perform a small-signal analysis around a DC operating point. For any circuit with periodic behaviour, simulating around a DC operating point is not terribly useful - it's not wrong, but almost certainly not what you're looking for. For example, if you have a switch capacitor filter, simulating the noise around a particular bias point, with some of the switches open and some closed will not tell you anything very useful - because you really need the time-averaged response, not the response about a single DC operating point. That's what pss/pac or pss/pnoise give you - the pss captures a periodic steady state (i.e. a periodic operating point) and then the small signal analysis gives you a time-averaged small-signal response over that period.

    The same is true if you use a zvcvs - a single bias point is meaningless. It shouldn't error out - in the same way as it shouldn't error out if you try to analyse a circuit which relies on periodic behaviour in ac/noise. It does however error out if you try to analyse it using pss because the component has some internal "state" storage which is not visible to the PSS solver. The way you'd have to solve that is by using a suitable Verilog-A model as outlined in this paper on Hidden States.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information