Stats

Locked Locked
Replies 2
Subscribers 64
Views 1930
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

custom inductor/tline layout Assura LVS issue

Hi there,

I need to incorporate a few custom designed transmission lines and inductors in to a TSMC 65nm tapeout. I found a document from another TSMC pdk about using Assura ?blackboxcell option to do LVS and RCX. The basic procedure is that you copy n2port element into the PDK lib and name it as a new cell (for example n2port_d1). Then copy symbol view to auLvs and auCdl views, do some editing in CDF. Next, create layout view for this cell with pins matching n2port _d1(which are t1, b1, t2, b2). In the higher level tapeout, when doing LVS, list n2port_d1 cell in the ?blackboxcell option. My problem is that Assura goes into n2port_d1 cell and decide the pins (t1, b1, t2, b2) are floating and discarded all of them. Then Assura discovered these pins are missing in layout, and terminated the LVS.

Here is how my runName.erc file looks like

***** Begin Label Report *****

Label in cell 'nmos_rf layout tsmcN65 macro="nmos_rf"':

info: Assign pin label "S" at (2.520, 1.000) to layer `metal4'.

info: Assign pin label "G" at (2.520, 2.180) to layer `metal3'.

info: Assign pin label "D" at (2.520, -0.530) to layer `metal2'.

info: Assign pin label "B" at (5.855, 1.000) to layer `metal1'.

Label in cell 'n2port_d1 layout tsmcN65':

info: Floating label discarded: "t1" at (1.200, 0.500).

info: Floating label discarded: "t2" at (153.300, -1.200).

info: Floating label discarded: "b2" at (153.300, -8.400).

info: Floating label discarded: "b1" at (0.700, -8.500).

info: Floating label discarded: "t2" at (153.400, -1.200).

info: Floating label discarded: "t1" at (1.200, 0.500).

info: Floating label discarded: "b2" at (153.400, -8.300).

info: Floating label discarded: "b1" at (0.800, -8.400).

Label in cell 'TL_test1_core layout tsmc65debug':

info: Assign pin label "P1" at (56.100, -208.950) to layer `metal3'.

info: Assign pin label "P2" at (54.550, -38.600) to layer `metal3'.

info: Assign pin label "gnd!" at (49.600, -205.800) to layer `metal2'.

info: Assign pin label "vdd!" at (54.350, -43.400) to layer `metal2'.

***** End of Label Report *****

My problem seems similar to the one discussed in this thread, but I didn't find a final answer

www.cadence.com/.../22986.aspx

I'd appreciate your input. Also, could you please point me to relevant reference documents where I could learn more about how to do custom cell LVS and extraction with Assura and Calibre?

thanks,

Ran

snaildr over 13 years ago

I figured this out, the cause is that pinLayer definition in extract.rul is missing, the file require a few edits, relevant informantion can be found in Assura Developer Guide. Thanks for your attention. If you have trouble with this too, I'd be gald to help out.
Ran
Cancel
Vote Up 0 Vote Down

Cancel
manula21 over 11 years ago

Hi,
I am having a same problem in running LVS on custom designed inductor.Can you explain what do you mean by "some editing in CDF".
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.